Timing Analysis Lead
- Ms.C. + 15 years or PhD + 10 years in EDA software experience
- 5 years of timing Analysis in ASIC and/or FPGA designs.
- 5 years of C++ and design patterns industry experience track record
- Experience with open-source development
- Experience with timing engine embedded in P&R Compiler stack